File Copy

APR 1 5 2002

FORM PTO-1449 (Modified

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION

DISCLOSURE STATEMENT

Page 1 of 4

(Use several sheets if necessary)

ATTY. DOCKET NO.

RPS920010127US1

SERIAL NO.

10/016,449

APPLICANT:

R. T. Bailis, et al.

FILING DATE:

12/10/2001

PECTIVED TECHNOLOGY COMER 2100 **GROUP: 2133**

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIALS		DOCUMENT NUMBER						DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)
192	6	1	3	4	1	7	3	Oct. 17, 2000	Cliff, et al.	265	230.03	Nov. 2, 1998
992	6	1	7	3	4	1	9B1	Jan. 9, 2001	Barnett	714	28	May 14, 1998
992	6	1	7	8	5	4	1B1	Jan. 23, 2001	Joly, et al.	716	17	Mar. 30, 1998
807	6	1	8	1	1	5	9B1	Jan. 20, 2001	Rangasayee	326	39	Aug. 25, 1998
993	6	1	8	2	2	0	6B1	Jan. 30, 2001	Baxter	712	43	Feb. 26, 1998
997	6	1	8	2	2	4	7B1	Jan. 30, 2001	Hermann, et al.	714	39	Oct. 27, 1997

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Translation		
						YES	NO	

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

C. E. Kuhlmann et al., U.S. Pending Patent Application Serial No. 10/016346 (docket RPS920010125US1), "Field

Programmable Network Processor and Method for Customizing a Network Processor"

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/016772 (docket RPS920010126US1), "Method and System

for Use of an Embedded Field Programmable Gate Array Interconnect for Flexible I/O Connectivity"

EXAMINER

DATE CONSIDERED

4/5/04

the J. Jabone, J.

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. FORM PTO-1449 (Modified

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION

APR 1 5 2002

DISCLOSURE STATEMENT

Page 2 of 4

(Use several sheets if necessary)

ATTY. DOCKET NO. RPS920010127US1

SERIAL NO.

10/016,449

APPLICANT:

R. T. Bailis, et al.

FILING DATE:

12/10/2001

Technology Contage 2002 **GROUP: 2133**

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIALS			DC N	CU IUN				DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)
887	6	1	9	1	6	ı	4B1	Feb. 20, 2001	Schultz, et al.	326	41	Aug. 13, 1999
GSJ	6	2	0	9	1	ı	8B1	Mar. 27, 2001	LaBerge	716	1	Jan. 21, 1998
292	6	2	1	1	6	9	7B1	Apr. 3, 2001	Lien, et al.	326	41	May 25, 1999
997	6	2	ı	9	8	1	9B1	Apr. 17, 2001	Vashi, et al.	716	3	Jun. 26, 1998
993	6	2	1	9	8	3	3B1	Apr. 17, 2001	Solomon, et al.	717	5	Dec. 11, 1998
987	6	2	2	3	1	4	8	Apr. 24, 2001	Stewart, et al.	703	25	Aug. 14, 1998

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER						DATE		COUNTR	Υ	CLASS	SUBCLASS	Transl	lation
											:		YES	NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/016448 (docket RPS920010128US1), "Method and System for Use of a Field Programmable Function within an Application Specific Integrated Circuit (ASIC) to Access Internal Signals for External Observation and Control"

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015922 (docket RPS920010129US1), "Method and System for Use of a Field Programmable Interconnect within an ASIC for Configuring the ASIC"

EXAMINER h J. Jalon) DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line

FORM PTO-1449 (Modified

LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION

DISCLOSURE STATEMENT

Page 3 of 4

(Use several sheets if necessary)

ATTY. DOCKET NO.

RPS920010127US1

SERIAL NO.

10/016,449

APPLICANT:

R. T. Bailis, et al.

FILING DATE:

GROUP: 2133

12/10/2001

REFERENCE DESIGNATION

U.S. PATENT DOCUMENTS

EXAMINER INITIALS					UM MB			DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)
997	6	2	2	3	3	1	3B1	Apr. 24, 2001	How, et al.	714	724	Dec. 5, 1997
392	6	2	2	6	7	7	6B1	May 1, 2001	Panchul, et al.	716	3	Sep. 16, 1997
901	6	2	3	0	1	1	9B1	May 8, 2001	Mitchell	703	27	Feb. 6, 1998
993	6	2	3	7	0	2	1B1	May 22, 2001	Drummond	709	201	Sep 25, 1998
QJJ	6	2	4	7	1	4	7B1	Jun. 12, 2001	Beenstra, et al.	714	39	Jun. 12, 2001
7	6	2	4	9	1	4	3B1	Jun. 19, 2001	Zaveri, et al.	326	40	Jan. 15, 1998

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	Transl	ation
						YES	NO

OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.)

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015920 (docket RPS920010130US1), "Method and System for Use of a Field Programmable Function within a Chip to Enable Configurable I/O Signal Timing Characteristics"

R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015923 (docket RPS920010131US1), "Method and "System for Use of a Field Programmable Function within a Standard Cell Chip for Repair of Logic Circuits

EXAMINER

DATE CONSIDERED

John J. Tabone, Jr

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line

FORM PTO-1449 (Modified ATTY. DOCKET NO. SERIAL NO. PECENTED Technology Center 2100 RPS920010127US1 10/016,449 LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION **DISCLOSURE STATEMENT** Page 4 of 4 APPLICANT: APR 1 5 2002 R. T. Bailis, et al. (Use several sheets if necessary) **GROUP: 2133** FILING DATE: 12/10/2001 REFERENCE DESIGNATION U.S. PATENT DOCUMENTS **EXAMINER** DOCUMENT FILING DATE **INITIALS NUMBER** DATE NAME CLASS **SUBCLASS** (IF APPRO.) 6 2 2B1 Jun. 26, 2001 2 2 4 Patel, et al. 326 80 Sep. 22, 1999 6 7B1 Jun. 26, 2001 710 103 Jul. 31, 1998 2 5 3 2 Kim, et al. 370 277 Dec. 17, 1997 2 5 2 9 6B1 Jul. 3, 2001 Ruziak, et al. 6 2 6 0 8 7B1 Jul. 10, 2001 Chang 710 100 Mar. 3, 1999 2 0 8 2B1 Jul. 10, 2001 Mohan, et al. 716 12 Mar. 27, 1998 6 ì 2 8 5B1 Jul. 10, 2001 716 18 6 0 Sasaki, et al. Apr. 24, 1996 FOREIGN PATENT DOCUMENTS DOCUMENT Translation NUMBER DATE COUNTRY **CLASS SUBCLASS** YES NO OTHER ART (Including Author, Title, Date, Pertinent Pages, etc.) R. T. Bailis et al., U.S. Pending Patent Application Serial No. 10/015921 (docket RPS920010132US1), "Method and System for Use of a Field Programmable Gate Array (FPGA) Cell for Controlling Access to On-Chip Functions of a System on a Chip (SOC) Integrated Circuit" **EXAMINER** DATE CONSIDERED J. Tabour J. 4/5/04

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.